PAT-NO:

JP402100353A

DOCUMENT-IDENTIFIER: JP <u>02100353</u> A

TITLE:

SEMICONDUCTOR DEVICE

**PUBN-DATE:** 

April 12, 1990

INVENTOR-INFORMATION:

NAME

KATO, CHIKAYUKI

NISHINO, SEIICHI

YAMADA, JIRO

**ASSIGNEE-INFORMATION:** 

NAME

COUNTRY

**NEC CORP** 

N/A

**NEC ENG LTD** 

N/A

APPL-NO: JP63254234

APPL-DATE:

October 7, 1988

INT-CL (IPC): H01L023/50, H01L023/12

**US-CL-CURRENT: 257/688** 

**ABSTRACT:** 

PURPOSE: To make a device smaller and light by increasing the

ratio

accounting for the area of a die pad to the surface of a wiring board

with the

foregoing area kept constant and then, disposing input/output pads

for external

connection that are about the same number as those which are obtained before

the ratio accounting for the above area to the surface of the wiring board

increases in such a way that they are arrayed in a staggered lattice or in a

parallel lattice.

CONSTITUTION: This device makes the ratio accounting for the area of a die

pad to the surface of a wiring board increase with the foregoing area kept

constant. Input/output pads for external connection that are around the same

number as those which are obtained before the ratio accounting for the above

area to the surface of the wiring board increases are disposed in such a way

that they are arrayed in a staggered lattice or in a parallel lattice. For

example, in addition to forming a wiring circuit on the surface of an

insulating substrate 1, in an external connection part, the

input/output pads 2

for external connection allow 72 pins to be formed into three columns

by a

solder DIP system and the like. In other words, in the case where

respective

pins formed into three columns are put in the same file, each pitch

becomes

2.54mm. As an intermediate column is slid at a distance of 1.27mm,

pins are

formed, on the whole, into a staggered lattice and then its staggered

direction

is made up so that are 1.27× 2mm pitches. A package is thus

made smaller

and lighter than that having the pitches 2.54mm.

COPYRIGHT: (C)1990, JPO& Japio

## ② 公 開 特 許 公 報 (A) 平2−100353

®Int. Cl. ⁵

識別記号

庁内整理番号

❸公開 平成2年(1990)4月12日

H 01 L 23/50 23/12 P 7735-5F

7738-5F H 01 L 23/12

Ρ

審査請求 未請求 請求項の数 1 (全3頁)

劉発明の名称 半導体装置

②特 顧 昭63-254234

**愛出 願 昭63(1988)10月7日** 

**個発明者加藤** 

東京都港区芝 5 丁目33番 1 号 日本電気株式会社内

**@**発明者 西野

東京都港区芝 5 丁目33番 1 号 日本電気株式会社内

**@**発明者 山田 次

東京都港区西新橋3丁目20番4号 日本電気エンジニアリング株式会社内

日本電気株式会社

周

誠

東京都港区芝5丁目33番1号

⑪出 願 人 日本電気エンジニアリ

東京都港区西新橋 3 丁目20番 4 号

ング株式会社

19代 理 人 弁理士 内 原

明細書

発明の名称 半導体装置

勿出

願人

#### 特許請求の範囲


発明の詳細な説明 〔症業上の利用分野〕 、本発明は半導体装置に関し、特にピン・グリッド・アレイ型パッケージを用いた半導体装置に関する。


#### (従来の技術)・

### (発明が解決しようとする課題)


上述した従来の半導体装置は、外部投続部のピン又はパッドのピッチが2.54mmであるため、280ピン、360ピン等と多ピンパッケージになるにつ


代理人 弁理士 内 原 臂






# 第1 図





第2回



第 3 図